SciELO - Scientific Electronic Library Online

 
vol.44 número1Mathematical modeling for porous media transport in newtonian radiating/chemically reacting fluid over an impulsively-started vertical plate: A finite difference approachEffect of the ibuprofen solubility in acetone and dichloromethane on the drug release profiles from PLGA microspheres índice de autoresíndice de assuntospesquisa de artigos
Home Pagelista alfabética de periódicos  

Serviços Personalizados

Journal

Artigo

Indicadores

  • Não possue artigos citadosCitado por SciELO

Links relacionados

  • Não possue artigos similaresSimilares em SciELO

Compartilhar


Latin American applied research

versão impressa ISSN 0327-0793versão On-line ISSN 1851-8796

Resumo

SANDOVAL, C. Power consumption optimization in Reed Solomon encoders over FPGA. Lat. Am. appl. res. [online]. 2014, vol.44, n.1, pp.81-85. ISSN 0327-0793.

This paper presents an analysis of the Reed Solomon encoder model and GF (2m) multiplier component, with the aim of optimizing the power consumption for reconfigurable hardware. The methods used consisted of concatenation and reassignment circuit signals in the VHDL description. This treatment allowed achieving a reduction in the consumption of hardware resources and optimizing power consumption in the multiplier of 7.89%, which results in a reduction of the dynamic power of a 42.42% in the coder design optimized. With this development, it provides a design method with good performance, which can be applied to other circuits

Palavras-chave : Optimization; Low Power Consumption; FPGA; Reed Solomon Encoder; VHDL Design.

        · texto em Inglês

 

Creative Commons License Todo o conteúdo deste periódico, exceto onde está identificado, está licenciado sob uma Licença Creative Commons